Following the last post, I connected the USB packet information to the faked keyboard in the FPGA and managed to get this.
There’s a timing issue that I suspect is interrupt related. The key repeat is extremely slow, and this is mainly driven from the 50Hz interrupt line. I faked this signal, so there’s obviously some work to do there! Stay tuned!
Previous Post <—-> Next Post